

V _{EST1}	P _{LVL}
V _{EST1}	P ₁
V _{EST2}	P ₂
V _{EST3}	P ₃
•	•
•	•
•	•

FIG.2

FIG.3

COORTON CONTESTA

 Γ




FIG.4

4/7 <u>500</u> 510 513 514 512 RF OUT DMCS -540 RAMP UP START (FROM RAMP_DLY) 580 -TABLE 516 PWR-532 REGISTER REGISTER 530 -520 550 AOC A/D) 560

FIG.5




FIG.6




FIG.7

